

Single-Phase Full-Wave Motor Driver for Fan Motor

Features

- Single Phase Full Wave Fan Driver
- Built-in Variable Speed Curve Function. It can compensate motors whose Speed curve is not linear
- Current Limit Circuit
- Built-in LOCK Protection and Auto Restart Function
- Built-in Adjustable Lead Angle Function
- Built-in Adjustable PWM Soft Switching Function
- Low Standby Current
- FG(Rotation Speed Detection) or RD(Rotation Detection) Output
- Built-in Thermal Protection Circuit
- Lead Free and Green Device Available (RoHS Compliant)


General Description

The APX9201 is a single-phase full-wave motor driver for DC fan motors. It's suitable for variable speed curve applications, and then It is suitable for cooler DC fan that needs silent drivers. When PWM is at low level in a short time, the supply current is less than $500\mu A$. In normal operation, the supply current is less than 8mA. The APX9201 is available in TSSOP-16P package.

Applications

- CPU Cooler Fans
- Instrumentation Fans
- Variable Speed Control Fans


Pin Configuration



=Thermal Pad (connected to the GND plane for better heat dissipation)

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Ordering and Marking Information

APX9201	 Assembly Material Handling Code Temperature Range Package Code	Package Code R: TSSOP - 16P Operating Ambient Temperature Range I : -40 to 110 °C Handling Code TR : Tape & Reel Assembly Material G: Halogen and Lead Free Device
APX9201 R :	 APX9201 XXXXX	XXXXXX - Date Code

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight inhomogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Ratings	Unit
V_{CC}	VCC Pin Supply Voltage (VCC to GND)	-0.3 to 20	V
I_{OUT}	V_{OUT1}, V_{OUT2} Pin Maximum Output Peak Current	1.8	A
V_{OUT1}, V_{OUT2}	V_{OUT1}, V_{OUT2} Pins Output Voltage(OUT1 to GND,OUT2 to GND)	-0.3 to 20	V
V_{PWM}	PWM Pin Input Voltage (PWM to GND)	-0.3 to 20	V
V_{LA}	LA Pin Input Voltage (LA to GND)	-0.3 to 7	V
V_{VSD}	VSD Pin Input Voltage (VSD to GND)	-0.3 to 7	V
V_{MIN}	MIN Pin Input Voltage (MIN to GND)	-0.3 to 7	V
V_{SW}	SW PIN Input Voltage (SW to GND)	-0.3 to 7	V
V_{SP1}	SP1 Pin Input Voltage (SP1 to GND)	-0.3 to 7	V
V_{MIDH}	MIDH Pin input Voltage (MIDH to GND)	-0.3 to 7	V
V_{MIDL}	MIDL Pin input Voltage (MIDL to GND)	-0.3 to 7	V
$V_{FG/RD}$	FG/RD Pin Output Voltage (FG/RD to GND)	-0.3 to 20	V
$I_{FG/RD}$	FG/RD Pin Maximum Output Sink Current	10	mA
I_{5VREG}	5VREG Pin Maximum Output Current	18	mA
T_J	Maximum Junction Temperature	-40 to 150	°C
T_{STG}	Storage Temperature	-55 to 150	°C
T_{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ_{JA}	Thermal Resistance-Junction to Ambient ^(Note 2) TSSOP-16P	83	°C/W
P_D	Power Dissipation, $T_A=25^\circ\text{C}$ TSSOP-16P	1.5	W

Note 2 : Mounted on a board (60x38x1.61 mm, Glass epoxy). The Thermal Pad on the bottom of TSSOP-16P package should soldered directly to the PCB's Thermal Pad area that with several thermal vias connect to ground plan, and the PCB is a 2-layer 10mm square area with 2oz cooper thickness.

Recommended Operation Conditions (Note 3)

Symbol	Parameter	Range	Unit
V_{CC}	VCC Pin Supply Voltage	3.3 to 15	V
V_{LA}	LA Pin Input Voltage	0 to $V_{5VREG}-0.2$	V
V_{VS}	VSD Pin Input Voltage	0 to $V_{5VREG}-0.2$	V
V_{MIN}	MIN Pin Input Voltage	0 to V_{5VREG}	V
V_{SW}	SW Pin Input Voltage	0 to V_{5VREG}	V
V_{SP1}	SP1 Pin Input Voltage Range	0 to V_{5VREG}	V
V_{MIDH}	MIDH Pin input Voltage (MIDH to GND)	0 to V_{5VREG}	V
V_{MIDL}	MIDL Pin input Voltage (MIDL to GND)	0 to V_{5VREG}	V
V_{ICM}	Common-Mode Hall Input Voltage Range	0.2 to $V_{5VREG}-1.5$	V
T_A	Ambient Temperature	-40 to 110	°C







Note 3: Refer to the typical application circuit

Electrical Characteristics ($V_{CC} = 12V$, $T_A = 25^\circ C$, unless otherwise specified)

Symbol	Parameter	Test Conditions	APX9201			Unit
			Min	Typ	Max	
SUPPLY CURRENT						
V_{5VREG}	5VREG Pin Output Voltage	$I_{5VREG} = 10mA$	4.8	5	5.2	V
I_{CC1}	Rotation Mode	no load	-	4	8	mA
I_{CC2}	Standby Mode	PWM= GND, Output Duty=0%	-	250	500	uA
OUTPUT DRIVERS						
V_{OL}	Low-side Output Saturation Voltage	$I_{OUT}=300mA$	-	0.04	0.06	V
V_{OH}	High-side Output Saturation Voltage	$I_{OUT}=300mA$	-	0.065	0.1	V
V_{FGRD}	FG/RD Pin Low Voltage	$I_{FG}=5mA$	-	0.1	0.2	V
I_{FGLRDL}	FGL/RDL Pin Off Leakage Current	$V_{FG}=12V$	-	-	1	μA
HALL SENSITIVITY						
V_{HYS}	Input Hysteresis Voltage ^(Note 4)		-	± 8	± 15	mV
LOCK PROTECTION						
T_{ON}	Lock Protection Detection On Time	$IN+ =5V, IN- =0V$	0.35	0.5	0.65	Sec
T_{OFF}	Lock Protection Detection Off Time	$IN+ =5V, IN- =0V$	3.5	5	6.5	Sec
PWM CONTROL						
V_{PWML}	PWM Input Low Level Voltage		-0.3	-	0.8	V
V_{PWMH}	PWM Input High Level Voltage		2	-	V_{CC}	V
R_{PWM_PU}	PWM Internal pull-up Resistor		-	18	-	$K\Omega$
V_{PWM_PU}	PWM Internal pull-up Voltage	$FG>5Hz$	-	4.8	-	V
I_{PWML}	PWM Low Input current	$V_{PWM}=0V$	-	-250	-	uA
F_{PWM}	PWM Input Frequency		0.5	-	50	KHz
F_{OUT}	Output PWM Switch Frequency		25	35	45	KHz
T_{QS}	Quick Start Enable Time		-	60	-	ms
LEADING ANGLE						
T_{LA1}	Lead Angle Correction	$V_{LA}=0V$ or V_{5VREG}	-	0	-	°
T_{LA2}		$V_{LA}=0.25* V_{5VREG}$	8.4	9.8	11.2	
T_{LA3}		$V_{LA}=0.5* V_{5VREG}$	21.1	22.5	-	
CURRENT PROTECTION						
I_{UM}	Current Limit Level		-	1.6	-	A
THERMAL PROTECTION						
	Over-Thermal Protection Temperature		-	165	-	°C
	Over-Thermal Protection Hysteresis		-	30	-	°C

Note4: Refer page 24 HB Bias & Hall Input. Recommend the hall input level to be 30mVp-p or above in any condition.


Typical Operating Characteristics



Pin Description


PIN NAME	PIN No.	FUNCTION
	TSSOP-16P	
OUT2	1	H-bridge Output Connection.
VCC	2	Supply Voltage Input Pin.
PWM	3	PWM Signal Input Terminal.
FG/RD	4	Rotation Speed or Rotation Detection Output. This is an open-drain output.
LA	5	Lead Angle Setting.
SW	6	Soft Switching Term Setting.
IN+	7	Hall Input +. Connect to hall element positive output.
IN-	8	Hall Input -. Connect to hall element negative output.
VSD	9	Output Shutdown Setting. ($D_{I_{VSD}}$)
MIN	10	Minimum Output Duty Setting.
SP1	11	Input Duty Setting For Turning Point ($D_{I_{SP1}}$).
MIDL	12	Output Duty Setting ($D_{O_{MIDL}}$) For Turning Point ($D_{I_{MIDL}}$) or RD select for Type A application
MIDH	13	Output Duty Setting ($D_{O_{MIDH}}$) For Turning Point ($D_{I_{MIDH}}$).
5VREG	14	5V Regulator Output.
OUT1	15	H-bridge Output Connection.
GND	16	Power GND.

Block Diagram



Typical Application Circuit


TypeA: single turning point application for speed curve



Note: R_{PWM} and R_{FGS} are optional to protect internal circuit for abnormal voltage stress.
 R_1 is optional to reduce inrush current caused by output switching.

Typical Application Circuit (Cont.)

Type B: twin turning points application for speed curve (only FG output selection)



Note: R_{PWM} and R_{FGS} are optional to protect internal circuit for abnormal voltage stress.

R_1 is optional to reduce inrush current caused by output switching.

Function Description

MIN and MIDH Output Duty Control for Type A (SP1, VSD and MIDL are not used)

The APX9201 has five input pins MIN MIDL MIDH SP1 VSD to control speed curve of fan motor when the APX9201 works in rotation mode. The input of MIN pin sets the minimum output duty (DO_{MIN}) at the beginning, and MIDL sets the output duty (DO_{MIDL}) for turning point (DI_{MIDL}). MIDH sets the output duty (DO_{MIDH}) for turning point(DI_{MIDH}).SP1 sets the turning point (DI_{SP1}) for that Output duty maintains MIN output duty setting from PWM=0% until DI_{SP1} .VSD sets the output shutdown function. Output duty is shut down when PWM input duty smaller than the VSD Shutdown Duty (DI_{VSD}) Setting. In this case, we only use MIN and MIDH to control the output speed curve. First, the input of MIN pin sets the minimum output duty at the PWM 0% duty, and then the speed curve keeps linear slope to DI_{MIDH} . Then the speed curve changes to another slope till PWM full duty.




Figure1: MIN and MIDH Output Duty Control for Type A

ALL Duty Setting are approximated by below formulas:

$$DO_{MIN} (\%) = 100\% \times \frac{V_{MIN}}{V_{5VREG}} . \quad DO_{MIDH} (\%) = 100\% \times \frac{V_{MIDH}}{V_{5VREG}}$$

Note1: SP1 Pin connect to GND. VSD Pin connects to 5VREG.

Note2: DI_{MIDH} is fixed at 50%.

Note3: DO_{MIN} can't be larger than DO_{MIDH} .

Note4: MIDL connect to GND for FG output

MIDL connect to 5VREG for RD output

MIDL don't floating when not used.

Function Description (Cont.)

MIN, MIDH, and SP1 Output Duty Control for Type A (VSD and MIDL are not used)

In this case, we use MIN, MIDH and SP1 to control the output speed curve. The input of MIN pin sets the minimum output duty (DO_{MIN}) at the PWM 0% duty, and besides the speed keeps constant to DI_{SP1} . Then the speed curve keeps linear slope until DI_{MIDH} . Finally, the speed curve changes to another slope till PWM full duty.




Figure 2: MIN, MIDH, and SP1 Output Duty Control for Type A

ALL Duty Setting are approximated by below formulas:

$$DO_{MIN} (\%) = 100\% \times \frac{V_{MIN}}{V_{5VREG}}. \quad DO_{MIDH} (\%) = 100\% \times \frac{V_{MIDH}}{V_{5VREG}}. \quad DI_{SP1} (\%) = 100\% \times \frac{V_{SP1}}{V_{5VREG}}$$

Note1: In this case, DI_{MIDH} is not fixed, and the formula is presented below.

$$DI_{MIDH} = (100\% - DI_{SP1})/2 + DI_{SP1}$$

Note2: VSD Pin connect to 5VREG

Note3: DO_{MIN} can't be larger than DO_{MIDH} .

Note4: MIDL connect to GND for FG output

MIDL connect to 5VREG for RD output

MIDL don't floating when not used.

Function Description (Cont.)

MIN, MIDH, and VSD Output Duty Control for Type A (SP1 and MIDL are not used)

In this case, we use MIN, MIDH and VSD to control the output speed curve. The application is just like previous **MIN and MIDH Output Duty Control for Type A** in addition to VSD shutdown function. The output duty is shut down when PWM input duty lower than DI_{VSD} .




Figure 3: MIN, MIDH, and VSD Output Duty Control for Type A

ALL Duty Setting are approximated by below formulas:

$$DO_{MIN} (\%) = 100\% \times \frac{V_{MIN}}{V_{5VREG}} . \quad DO_{MIDH} (\%) = 100\% \times \frac{V_{MIDH}}{V_{5VREG}} . \quad DI_{VSD} (\%) = 100\% \times \frac{V_{VSD}}{V_{5VREG}} .$$

Note1: SP1 Pin connect to GND

Note2: DI_{MIDH} is fixed at 50%.

Note3: DI_{VSD} has about 2% duty hysteresis.

Note4: DO_{MIN} can't be larger than DO_{MIDH} .

Note5: MIDL connect to GND for FG output

MIDL connect to 5VREG for RD output

MIDL don't floating when not used.

Function Description (Cont.)

SP1, MIDH, and VSD Output Duty Control for Type A (MIN and MIDL are not used)

In this case, we use SP1, MIDH and VSD to control the output speed curve. If VSD Shutdown function is disable, whatever the input duty is given, the output is be shut down($DO_{MIN} = 0\%$) until DI_{SP1} . Therefore the point of this application is that minimum output duty is be set to zero. In addition, DI_{MIDH} is not fixed and VSD Shutdown Function is added.




Figure 4: SP1, MIDH, and VSD Output Duty Control for Type A

ALL Duty Setting are approximated by below formulas:

$$DI_{SP1} (\%) = 100\% \times \frac{V_{SP1}}{V_{5VREG}} . \quad DO_{MIDH} (\%) = 100\% \times \frac{V_{MIDH}}{V_{5VREG}} . \quad DI_{VSD} (\%) = 100\% \times \frac{V_{VSD}}{V_{5VREG}} .$$

Note1: In this case, DI_{MIDH} is not fixed, and the formula is presented below.

$$DI_{MIDH} = (100\% - DI_{SP1})/2 + DI_{SP1}$$

Note2: MIN Pin connect to GND.

Note3: DI_{VSD} has about 2% duty hysteresis.

Note4: DO_{MIN} can't be larger than DO_{MIDH} .

Note5: MIDL connect to GND for FG output

MIDL connect to 5VREG for RD output

MIDL don't floating when not used.

Function Description (Cont.)

MIN, MIDL, and MIDH Output Duty Control for Type B (SP1 and VSD are not used)

In this case, we only use MIN, MIDL, and MIDH to control the output speed curve. First, the input of MIN pin sets the minimum output duty at the PWM 0% duty, and then the speed curve keeps linear slope to DI_{MIDL}, and then the speed curve changes to second slope until DI_{MIDH}. Then the speed curve changes to third slope till PWM full duty.




Figure 5: MIN, MIDL, and MIDH Output Duty Control for Type B

ALL Duty Setting are approximated by below formulas:

$$DO_{MIN} (\%) = 100\% \times \frac{V_{MIN}}{V_{5VREG}} . \quad DO_{MIDL} (\%) = 100\% \times \frac{V_{MIDL}}{V_{5VREG}} . \quad DO_{MIDH} (\%) = 100\% \times \frac{V_{MIDH}}{V_{5VREG}} .$$

Note1: SP1 Pin connects to GND. VSD Pin connects to 5VREG.

Note2: DI_{MIDL} is fixed at 33.33%, and DI_{MIDH} is fixed at 66.66%.

Note3: DO_{MIN} can't be larger than DO_{MIDL}, and DO_{MIDL} can't be larger than DO_{MIDH}.

Note4: V_{MIDL} setting range 0.5V to 4.5V when 5VREG output voltage equal to 5V.

Function Description (Cont.)

MIN, MIDL, MIDH, and SP1 Output Duty Control for Type B (VSD is not used)

In this case, we use MIN, MIDL, MIDH and SP1 to control the output speed curve. The input of MIN pin sets the minimum output duty (DO_{MIN}) at the PWM 0% duty, and besides the speed keeps constant to DI_{SP1} . Then the speed curve keeps first slope until DI_{MIDL} , and then the speed curve changes to second slope until DI_{MIDH} . Finally, the speed curve changes to third slope till PWM full duty.




Figure 6: MIN, MIDL, MIDH, and SP1 Output Duty Control for Type B

ALL Duty Setting are approximated by below formulas:

$$DO_{MIN} (\%) = 100\% \cdot \frac{V_{MIN}}{V_{5VREG}} . DO_{MIDL} (\%) = 100\% \cdot \frac{V_{MIDL}}{V_{5VREG}} . DO_{MIDH} (\%) = 100\% \cdot \frac{V_{MIDH}}{V_{5VREG}} . DI_{SP1} (\%) = 100\% \cdot \frac{V_{SP1}}{V_{5VREG}}$$

Note1: In this case, DIMIDL and DIMIDH are not fixed, and the formulas are presented below.

$$DI_{MIDL} = (100\% - DI_{SP1})/3 + DI_{SP1} \quad DI_{MIDH} = (100\% - DI_{SP1}) \times 2/3 + DI_{SP1}$$

Attention! DI_{SP1} can't be larger than 25%.

Note2: VSD Pin must pull high to 5VREG.

Note3: DO_{MIN} can't be larger than DO_{MIDL} , and DO_{MIDL} can't be larger than DO_{MIDH} .

Note4: V_{MIDL} setting range 0.5V to 4.5V when 5VREG output voltage equal to 5V.

Function Description (Cont.)

MIN,MIDL,MIDH and VSD Output Duty Control for Type B(SP1 is not used)

In this case, we use MIN, MIDL, MIDH and VSD to control the output speed curve. The application is just like previous

MIN, MIDL, and MIDH Output Duty Control for Type B in addition to VSD shutdown function. The output duty is shut down when PWM input duty lower than DI_{VSD} .




Figure 7: MIN, MIDL, MIDH, and VSD Output Duty Control for Type B

ALL Duty Setting are approximated by below formulas:

$$DO_{MIN} (\%) = 100\% \times \frac{V_{MIN}}{V_{5VREG}} . \quad DO_{MIDL} (\%) = 100\% \times \frac{V_{MIDL}}{V_{5VREG}} . \quad DO_{MIDH} (\%) = 100\% \times \frac{V_{MIDH}}{V_{5VREG}} . \quad DI_{VSD} (\%) = 100\% \times \frac{V_{VSD}}{V_{5VREG}} .$$

Note1: SP1 Pin connects to GND.

Note2: DI_{MIDL} is fixed at 33.33%, and DI_{MIDH} is fixed at 66.66%.

Note3: DI_{VSD} has about 2% duty hysteresis.

Note4: DO_{MIN} can't be larger than DO_{MIDL} , and DO_{MIDL} can't be larger than DO_{MIDH} .

Note5: V_{MIDL} setting range 0.5V to 4.5V when 5VREG output voltage equal to 5V.

Function Description (Cont.)

SP1, MIDL, MIDH, and VSD Output Duty Control for Type B (MIN is not used)

In this case, we use SP1, MIDL, MIDH and VSD to control the output speed curve. If VSD Shutdown function is disable, whatever the input duty is given, the output is be shut down($DO_{MIN} = 0\%$) until DI_{SP1} . Therefore the point of this application is that minimum output duty is be set to zero. In addition, DI_{MIDL} and DI_{MIDH} are not fixed and VSD Shutdown Function is added.




Figure 8: SP1, MIDL, MIDH, and VSD Output Duty Control for Type B

ALL Duty Setting are approximated by below formulas:

$$DI_{SP1} (\%) = 100\% \times \frac{V_{SP1}}{V_{5VREG}} . \quad DO_{MIDL} (\%) = 100\% \times \frac{V_{MIDL}}{V_{5VREG}} . \quad DO_{MIDH} (\%) = 100\% \times \frac{V_{MIDH}}{V_{5VREG}} . \quad DI_{VSD} (\%) = 100\% \times \frac{V_{VSD}}{V_{5VREG}}$$

Note1: In this case, DI_{MIDL} and DI_{MIDH} are not fixed, and the formulas are presented below.

$$DI_{MIDL} = (100\% - DI_{SP1})/3 + DI_{SP1} \quad DI_{MIDH} = (100\% - DI_{SP1}) \times 2/3 + DI_{SP1}$$

Attention! DI_{SP1} can't be larger than 25%.

Note2: MIN pin connects to GND.

Note3: DI_{VSD} has about 2% duty hysteresis.

Note4: DO_{MIN} can't be larger than DO_{MIDL} , and DO_{MIDL} can't be larger than DO_{MIDH} .

Note5: V_{MIDL} setting range 0.5V to 4.5V when 5VREG output voltage equal to 5V.

Function Description (Cont.)

Lock Protection and Auto Restart

The APX9201 provides the lockup protection and automatic restart functions for preventing the coil burn-out in the fan is locked. This IC has an internal counter to determine the shutdown time (T_{OFF}) and restart time (T_{ON}). During shutdown time, the output drivers keep turning off for 5 seconds and then enter the restart time. During the restart time, one output is high and the other is low, which makes a torque for fan rotation. The restart time has 0.5 second. If the locked condition is not removed, the shutdown/restart process will be recurred until the locked condition is released.




Figure 9: Lockup /Auto Restart Waveform

Quick Start and Standby Mode

This IC would enter standby mode when the time of PWM low level over T_{QS} . It will shut down amplifier, FG and, 5VREG (FG is shut down first after quick start time). Thus, the supply current is around 250uA. In standby mode, the lock protection function doesn't work. Therefore, starting fan is unobstructed when releasing standby mode.




Figure 10: Quick Start Waveform

Function Description (Cont.)

Soft Switching

Soft switching angle(θ_{SW}) is performed to control the output current change rate when conducting phase switches.




Figure11: Soft Switching and OFF time define

The soft switching angle of 100% duty output(θ_{SW_100}) is determined by the time of prior hall signal (360°) and the voltage of SW pin. In soft switching after conducting phase switch, the output PWM duty changes gradually from 0% to 100% of the output PWM duty determined by SW voltage for 63 steps in maximum. In soft switching before conducting phase switch, the output PWM duty changes gradually from 100% to 0% of the output PWM duty determined by SW voltage for 63 steps in maximum. When the output duty be controlled from 100% to minimum output duty, the soft switching angle will increase from θ_{SW_100} to the maximum angle 90° .




Figure12: SW angle VS. SW Voltage

Function Description (Cont.)




Figure 13: Soft Switching of Output Duty Control

Use the voltage divider from 5VREG to set SW pin voltage

The recommended voltages of V_{SW} in blow table are the midpoint to avoid the edge vibration, and the V_{SW} refer to the output voltage of 5VREG pin that equal to 5V.

Step	V_{SW} (V)	θ_{SW} (°)									
1	0	2.8	17	1.38	25.3	33	2.64	47.8	49	3.91	70.3
2	0.19	4.2	18	1.46	26.7	34	2.72	49.2	50	3.99	71.7
3	0.27	5.6	19	1.54	28.1	35	2.8	50.6	51	4.07	73.1
4	0.35	7	20	1.62	29.5	36	2.88	52	52	4.14	74.5
5	0.43	8.4	21	1.7	30.9	37	2.96	53.4	53	4.22	75.9
6	0.51	9.8	22	1.78	32.3	38	3.04	54.8	54	4.3	77.3
7	0.59	11.2	23	1.86	33.7	39	3.12	56.2	55	4.38	78.7
8	0.67	12.7	24	1.94	35.2	40	3.2	57.6	56	4.46	80.1
9	0.75	14.1	25	2.02	36.6	41	3.28	59.1	57	4.56	81.5
10	0.83	15.5	26	2.09	38	42	3.35	60.5	58	4.62	83
11	0.91	16.9	27	2.17	39.4	43	3.43	61.9	59	4.7	84.4
12	0.99	18.3	28	2.25	40.8	44	3.51	63.3	60	4.78	85.8
13	1.07	19.7	29	2.33	42.2	45	3.59	64.7	61	4.85	87.2
14	1.15	21.1	30	2.41	43.6	46	3.67	66.1	62	4.93	88.6
15	1.23	22.5	31	2.49	45	47	3.75	67.5	63	5	90
16	1.30	23.9	32	2.57	46.4	48	3.83	68.9			

Function Description (Cont.)

Lead Angle

The lead angle can be adjusted between 0° and 22.5° in 17 separate steps according to the input voltage level on the LA input, which works with 0 to 4.8 V. If Lead Angle function is not used, LA pin must short to GND or 5VREG.




Figure 14: Lead Angle Waveform




Figure 15: LA angle VS. LA Voltage

Function Description (Cont.)

Use the voltage divider from 5VREG to set LA pin voltage

The recommended voltages of V_{LA} in blow table are the midpoint to avoid the edge vibration, and the V_{LA} refer to the output voltage of 5VREG pin that equal to 5V.

Step	$V_{LA}(V)$	$\theta_{LA} (^{\circ})$									
1	0	0	6	0.86	7	11	1.64	14.1	16	2.42	21.1
2	0.23	1.4	7	1.02	8.4	12	1.8	15.5	17	2.58	22.5
3	0.39	2.8	8	1.17	9.8	13	1.95	16.9			
4	0.55	4.2	9	1.33	11.2	14	2.11	18.3			
5	0.7	5.6	10	1.48	12.6	15	2.27	19.7			

Function Description (Cont.)

Hall Bias & Hall Input

Connect a resistor (0.47~1 Kohm) for hall element voltage bias. Being short lines is for noise immunity. Hall input amplifier has 15mV hysteresis. Therefore, we recommend the hall input level to be 30mVp-p or above in any condition.

FG/RD Output

The FG/RD pin is an open-drain output, connecting a pull up resistor to a high level voltage for the speed detection function. During the Lock Mode, the FG/RD will always high (switch off) (See Truth Table). Open the terminal when it is not used.

Current Limit

The APX9201 includes an internal current sense circuits for current limit. When the total current of output over the current limit level (1.6A), the high side driver will be turned off to stop supplying current to the motor until $I_{OUT} < 1.6A$ or re-power on.

Thermal Protection


The APX9201 has thermal protection. When internal junction temperature reaches 165°C, the output devices will be switched off. When the IC's junction temperature cools by 30°C, the thermal sensor will turn the output devices on again, resulting in a pulsed output during continuous thermal protection.

Truth Table

INPUT		OUTPUT				
IN-	IN+	OUT1	OUT2	FG	RD	Mode
H	L	H	L	L	L	Rotation(Drive) (PWM ON)
L	H	L	H	OFF	L	
H	L	OFF	L	L	L	Rotation(Regeneration) (PWM OFF)
L	H	L	OFF	OFF	L	
H	L	L	L	OFF	OFF	Lock Mode
L	H	L	L	OFF	OFF	


Package Information

TSSOP-16P



- Note : 1. Follow from JEDEC MO-153 AB.
 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
 3. Dimension "E1" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.

Carrier Tape & Reel Dimensions



Application	A	H	T1	C	d	D	W	E1	F
TSSOP-16P	330.0 ± 2.00	50 MIN.	$12.4 + 2.00 - 0.00$	$13.0 + 0.50 - 0.20$	1.5 MIN.	20.2 MIN.	12.0 ± 0.30	1.75 ± 0.10	5.50 ± 0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.00 ± 0.10	8.00 ± 0.10	2.00 ± 0.05	$1.5 + 0.10 - 0.00$	1.5 MIN.	$0.6 + 0.00 - 0.40$	6.80 ± 0.20	5.40 ± 0.20	1.60 ± 0.20


(mm)

Devices Per Unit


Package Type	Unit	Quantity
TSSOP- 16P	Tape & Reel	2500

Taping Direction Information

TSSOP-16P



Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min (T_{smin}) Temperature max (T_{smax}) Time (T_{smin} to T_{smax}) (t_s)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T_{smax} to T_p)	3 °C/second max.	3°C/second max.
Liquidous temperature (T_L) Time at liquidous (t_L)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T_p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t_p)** within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

* Tolerance for peak profile Temperature (T_p) is defined as a supplier minimum and a user maximum.
** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.

Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ >350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ Tj=125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM≥2KV
MM	JESD-22, A115	VMM≥200V
Latch-Up	JESD 78	10ms, 1 _{tr} ≥100mA

Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,
Hsin-Chu, Taiwan
Tel : 886-3-5642000
Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,
Sindian City, Taipei County 23146, Taiwan
Tel : 886-2-2910-3838
Fax : 886-2-2917-3838